

**WHAT IS CLAIMED IS:**

1. A sigma-delta modulator, comprising:

2 a lower-order accumulator chain configured to process only  
3 lower-order bits of an input number;

4 a higher-order accumulator chain configured to process only  
5 higher-order bits of said input number; and

6 a combiner coupled to both said lower-order and higher-order  
7 accumulator chains and configured to align results therefrom to  
8 generate output bits of a given order.

2. The sigma-delta modulator as recited in Claim 1 wherein  
2 said lower-order bits equal in number said higher-order bits.

3. The sigma-delta modulator as recited in Claim 1 wherein  
2 accumulators in said lower-order accumulator chain equal in number  
3 both accumulators in said higher-order accumulator chain and said  
4 given order.

4. The sigma-delta modulator as recited in Claim 1 wherein  
2 said higher-order accumulator chain has pre-accumulator delay logic  
3 associated therewith.

5. The sigma-delta modulator as recited in Claim 1 wherein  
2 said lower-order accumulator chain and said higher-order  
3 accumulator chain have inter-accumulator delay logic associated  
4 therewith.

6. The sigma-delta modulator as recited in Claim 1 further  
2 comprising at least one other accumulator chain.

7. The sigma-delta modulator as recited in Claim 1 wherein  
2 said lower-order accumulator chain and said higher-order  
3 accumulator chain are embodied in a deep-submicron complementary  
4 metal-oxide semiconductor integrated circuit.

8. The sigma-delta modulator as recited in Claim 1 wherein  
2 said lower-order accumulator chain and said higher-order  
3 accumulator chain have multiple stages and each of said multiple  
4 stages is controlled by an unique reset signal.

9. A method of performing sigma-delta modulation,  
2 comprising:

3 processing only lower-order bits of an input number in a  
4 lower-order accumulator chain;

5 processing only higher-order bits of said input number in a  
6 higher-order accumulator chain; and

7 aligning results from both said lower-order and higher-order  
8 accumulator chains to generate output bits of a given order.

10. The method as recited in Claim 9 wherein said lower-order  
2 bits equal in number said higher-order bits.

11. The method as recited in Claim 9 wherein accumulators in  
2 said lower-order accumulator chain equal in number both  
3 accumulators in said higher-order accumulator chain and said given  
4 order.

12. The method as recited in Claim 9 wherein said higher-  
2 order accumulator chain has pre-accumulator delay logic associated  
3 therewith.

13. The method as recited in Claim 9 wherein said lower-order  
2 accumulator chain and said higher-order accumulator chain have  
3 inter-accumulator delay logic associated therewith.

14. The method as recited in Claim 9 further comprising  
2 processing other bits of said input number in at least one other  
3 accumulator chain.

15. The method as recited in Claim 9 wherein said lower-order  
2 accumulator chain and said higher-order accumulator chain are  
3 embodied in a deep-submicron complementary metal-oxide  
4 semiconductor integrated circuit.

16. The method as recited in Claim 9 wherein said lower-order  
2 accumulator chain and said higher-order accumulator chain have  
3 multiple stages and said method further comprises controlling each  
4 of said multiple stages by an unique reset signal.

17. An digital-to-analog converter, comprising:

digital circuitry configured to provide input numbers from a digital input;

a sigma-delta modulator coupled to said digital circuitry and including:

a lower-order accumulator chain that processes only lower-order bits of said input numbers,

a higher-order accumulator chain that processes only higher-order bits of said input numbers, and

a combiner, coupled to both said lower-order and higher-order accumulator chains, that aligns results therefrom to generate output bits of a given order; and

a digital-to-continuous converter, coupled to said sigma-delta modulator, that converts said output bits into a continuous domain.

18. The digital-to-analog converter as recited in Claim 17 wherein said sigma-delta modulator is a multistage noise shaping (MASH) sigma-delta modulator.

19. The digital-to-analog converter as recited in Claim 17 wherein said input digital circuitry includes an upsampler or an interpolator.

20. The digital-to-analog converter as recited in Claim 17  
2 wherein said lower-order bits equal in number said higher-order  
3 bits.

21. The digital-to-analog converter as recited in Claim 17  
2 wherein accumulators in said lower-order accumulator chain equal in  
3 number both accumulators in said higher-order accumulator chain and  
4 said given order.

22. The digital-to-analog converter as recited in Claim 17  
2 wherein said higher-order accumulator chain has pre-accumulator  
3 delay logic associated therewith.

23. The digital-to-analog converter as recited in Claim 18  
2 wherein said lower-order accumulator chain and said higher-order  
3 accumulator chain have inter-accumulator delay logic associated  
4 therewith.

24. The digital-to-analog converter as recited in Claim 17  
2 further comprising at least one other accumulator chain.

25. The digital-to-analog converter as recited in Claim 17  
2 wherein said lower-order accumulator chain and said higher-order  
3 accumulator chain are embodied in a deep-submicron complementary  
4 metal-oxide semiconductor integrated circuit.

26. The digital-to-analog converter as recited in Claim 17  
2 wherein said lower-order accumulator chain and said higher-order  
3 accumulator chain have multiple stages and each of said multiple  
4 stages is controlled by a unique reset signal.

27. The digital-to-analog converter as recited in Claim 17  
6 wherein said digital-to-continuous converter includes a digitally-  
7 controlled RF power amplifier and said digital-to-analog converter  
8 is a digital-to-RF amplitude converter.

28. The digital-to-analog converter as recited in Claim 17  
2 wherein said generated output bits are in a unit-weighted format  
3 and said digital-to-continuous converter employs a unit-weighted  
4 element for processing thereof.